

# CMOS Inverter

---


Copyright (c) 2011-2016 Young W. Lim.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

Please send corrections (or suggestions) to [youngwlim@hotmail.com](mailto:youngwlim@hotmail.com).

This document was produced by using OpenOffice and Octave.

# Operation Modes



nLIN


$$I_{ds} \propto V_{ds}$$

nSAT


$$I_{ds} = \text{const}$$


nOFF

$$I_{ds} = 0$$




# Operation Modes and Bias Voltages







*N-channel MOS capacitor: (a) no charge, (b) charged.*



*N-channel MOSFET (enhancement type): (a) 0 V gate bias, (b) positive gate bias.*





*N-channel MOS capacitor: (a) no charge, (b) charged.*





*N-channel MOSFET (enhancement type): (a) 0 V gate bias, (b) positive gate bias.*

# Pinch-Off





nLIN




To prevent forward biased junction

# Notation



Current  
Notation



Voltage  
Notation

$$V_{in} = V_{GS p} + V_{dd} = V_{GS n}$$

$$V_{out} = V_{DS p} + V_{dd} = V_{DS n}$$

<https://en.wikipedia.org/wiki/CMOS>



# Input Voltage

$$V_{GS_p} = V_{G_p} - V_{S_p}$$

$$= V_{in} - V_{dd}$$

$$V_{SG_p} = V_{S_p} - V_{G_p}$$



$$= V_{dd} - V_{in}$$

$$V_{in} = V_{GS_p} + V_{dd}$$

$$= V_{GS_n}$$




$$V_{GS_n} = V_{G_n} - V_{S_n}$$

$$= V_{in} - V_{ss}$$



<https://en.wikipedia.org/wiki/CMOS>

# Output Voltage







$$\begin{aligned} V_Q &= V_{DSp} + V_{Sp} \\ &= V_{DSp} + V_{dd} \end{aligned}$$





$$\begin{aligned} V_Q &= V_{DSn} + V_S \\ &= V_{DSn} + V_{ss} \\ &= V_{DSn} \end{aligned}$$

$$V_{out} = V_{DSp} + V_{dd} = V_{DSn}$$





# Characteristic Curves



# Flip up pMOS curves






# Shift right pMOS curves




# Overlay pMOS & nMOS curves

$$V_{in} = V_{GSp} + V_{dd} = V_{GSn}$$

$$V_{out} = V_{DSp} + V_{dd} = V_{DSn}$$




# [ $I_{DS}-V_{GS}$ ], [ $I_{DS}-V_{DS}$ ] Characteristic Curves



# Vin : L → H


$$V_{in} = V_{GSp} + V_{dd} = V_{GSn} \quad \star$$

$$V_{out} = V_{DSp} + V_{dd} = V_{DSn}$$









→

$V_{in}$	0	1	2	3	4	5
$V_{GSp}$	-5	-4	-3	-2	-1	0
$V_{GSn}$	0	1	2	3	4	5












# Intersect Points





# Intersect Points in $[I_{ds}-V_{gs}]$ , $[I_{ds}-V_{ds}]$ Curves







# Mode Changes




# Resistance and Mode Changes




# Abruptly Changing Region




# Input Switching 1 → 0



# Input Switching 0 → 1





# $[V_{IL}, V_{IH}]$ & $[V_{OL}, V_{OH}]$






# Noise Margin



## Cutoff, subthreshold, or weak-inversion mode

When  $V_{GS} < V_t$ :


$$I_d = 0$$



## Triode mode or linear region (the ohmic mode)

When  $V_{GS} > V_t$  and  $V_{DS} < (V_{GS} - V_t)$


$$I_d = k' \frac{W}{L} \left[ (v_{gs} - v_t) v_{ds} - \frac{1}{2} v_{ds}^2 \right]$$



## Saturation or active mode

When  $V_{GS} > V_t$  and  $V_{DS} \geq (V_{GS} - V_t)$


$$I_d = \frac{1}{2} k' \frac{W}{L} (v_{gs} - v_t)^2$$



## linear region

When  $V_{GS} > V_t$  and  $V_{DS} < (V_{GS} - V_t)$


$$I_d = k' \frac{W}{L} \left[ (v_{gs} - v_t) v_{ds} - \frac{1}{2} v_{ds}^2 \right]$$



## Saturation or active mode

When  $V_{GS} > V_t$  and  $V_{DS} \geq (V_{GS} - V_t)$

$$I_d = \frac{1}{2} k' \frac{W}{L} (v_{gs} - v_t)^2$$



## Cutoff

$$V_{GS} < V_t$$

## Linear region


$$V_{GS} > V_t$$

$$V_{DS} < (V_{GS} - V_t)$$

## Saturation

$$V_{GS} > V_t$$

$$V_{DS} > (V_{GS} - V_t)$$



# Characteristic Curve

---

## References

- [1] <http://en.wikipedia.org/>
- [2] <http://www.allaboutcircuits.com/>
- [3] W. Wolf, "Modern VLSI Design : Systems on Silicon"
- [4] N. Weste, D. Harris, "CMOS VLSI Design: A Circuits and Systems Perspective"
- [5] J. P. Uyemura, "Introduction to VLSI Circuits and Systems"
- [6] [https://en.wikiversity.org/wiki/The\\_necessities\\_in\\_SOC\\_Design](https://en.wikiversity.org/wiki/The_necessities_in_SOC_Design)
- [7] [https://en.wikiversity.org/wiki/The\\_necessities\\_in\\_Digital\\_Design](https://en.wikiversity.org/wiki/The_necessities_in_Digital_Design)
- [8] [https://en.wikiversity.org/wiki/The\\_necessities\\_in\\_Computer\\_Design](https://en.wikiversity.org/wiki/The_necessities_in_Computer_Design)
- [9] [https://en.wikiversity.org/wiki/The\\_necessities\\_in\\_Computer\\_Architecture](https://en.wikiversity.org/wiki/The_necessities_in_Computer_Architecture)
- [10] [https://en.wikiversity.org/wiki/The\\_necessities\\_in\\_Computer\\_Organization](https://en.wikiversity.org/wiki/The_necessities_in_Computer_Organization)
- [11] [https://en.wikiversity.org/wiki/Verilog\\_programming\\_in\\_plain\\_view](https://en.wikiversity.org/wiki/Verilog_programming_in_plain_view)