

DRAM (H.1)

2006.06.06


www.wikiversity.org

The necessities in Computer Organization

Copyright (c) 2015 Young W. Lim.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

RAM (Random Access Memory)



Chip Select

CS	RD	WR
0	X	X
1	1	0
1	0	1

선택되지 않으면
읽기 동작
쓰기 동작

memory size


1K x 8 bit

$$\left\{ \begin{array}{l} AD_9 \\ \vdots \\ AD_0 \end{array} \right\} \times \left\{ \begin{array}{l} D_7 \\ \vdots \\ D_0 \end{array} \right\}$$

$$\underline{2^{10}} \times 8 \text{ bit}$$

$$1K$$

$2^{10} = 1024$



{ DRAM --- capacitor ← 전하가 있으면 '1'
 없으면 '0'
 시간이 흐르면 전하가 사라진다 (leak)
 → refresh (주기적 재충전)
 Dynamic
 SRAM --- flip-flop
 Static (refresh X)

(Cell) --- memory에서 1-bit을 구성하기 위한 기본구조

DRAM cell은 SRAM cell에 비하여 간단하므로
 (적은 수의 transistor로 구성 가능)

반도체 chip 면적을 작게 차지한다.

단위 면적당 많은 cell을 집적할 수 있어서
 low cost integrate

→ 대용량 main memory로 사용된다.



SRAM — fast — 비싸다 — Cache memory
 로 사용됨

→ refresh 회수는 chip에서 차지하는 면적이

DRAM의 용량이 커질수록.

상대적으로 줄어들기 때문에 가격에 영향이 없다

→ refresh 리프는 chip에서 처리하는 번거로움이
DRAM의 용량이 커질수록,
상대적으로 줄어든기 때문에 가격에 영향이 없다



64 bits

① $8 \times \boxed{8 \text{ bit}}$ organization address: 3-bits

② $16 \times \boxed{4 \text{ bit}}$ organization address: 4-bits


③ $\underline{64} \times \boxed{\text{-bit}}$ organization. address: 6-bits
} row addr: 3-bits
} col addr: 3-bits

data: 1-bit


④ $\underline{16M} \times \boxed{4 \text{ bit}}$ data: 4-bit

64-bit Memory Configuration

① 8 x 8 bit organization




② 16 x 4 bit organization






③ 64 x 1-bit organization.

address: 6-bit data: 1-bit




④ 16M x 4 bit



VLSI Layout

64

① 8 x 8 bit organization



만약 용량이 8kbit \rightarrow $1K \times 8\text{-bit}$
 \swarrow \searrow
 address 10-bit data 8-bit

$1K = 2^{10}$
 $1M = 2^{20}$


1Mbit \rightarrow $2^7 K \times 8\text{-bit}$
 $2^{20} = 2^{17} \cdot 2^3$
 $= 2^7 \cdot 2^{10} \cdot 8$
 $= 2^7 K \cdot 8$
 $128K \times 8\text{-bit}$
 \downarrow \downarrow
 address 17-bit data 8-bit

용량이 1Mbit = 2^{20} bits
 $= 2^7 \cdot 2^{10} \cdot 2^3$ bits
 $= 127 \cdot K \cdot 8$
 $\frac{127K}{2^{17}} \times \frac{8 \text{ bits}}{1}$
 address 17-bit data 8-bit

용량 1Gbit = 2^{30} bit
 $= 2^7 \cdot 2^{20} \cdot 2^3$
 $128M \times 8\text{-bits}$
 \downarrow \downarrow
 address 27-bit data 8-bit

64

② 16 x 4 bit organization



총 용량이 8K bit

$$2^3 \cdot 2^{10} = 2^{11} \cdot 2^2$$

$$\underbrace{2K}_{\text{address: 11-bit}} \times \underbrace{4\text{bit}}_{\text{data = 4-bit}}$$

총 용량이 1 Mbit

$$2^{20} \text{ bit} \quad 2^8 \cdot 2^{10} \cdot 2^2$$

$$\underbrace{256K}_{\text{add: 18}} \times \underbrace{4\text{bits}}_{\text{data 4bits}}$$


총 용량이 1 Gbit

$$2^{30} \quad 2^8 \cdot 2^{20} \cdot 2^2$$

$$\underbrace{256M}_{\text{address 28}} \times \underbrace{4\text{bits}}_{\text{data 4bit}}$$


③ 64 x 1-bit organization.

2⁶ address: 6-bit data: 1-bit



64 x 1-bit
2⁶ address: 6-bit data: 1-bit

decoder: 6x64




a₅ a₄ a₃ a₂ a₁ a₀

6x64
decoder




row address




column address



6x64 decoder



3x8 decoder




3x8 decoder



Package

row address



Column address

Col address

총 용량이 8K bit

8K x 1-bit

$$2^3 \cdot 2^{10}$$

$$2^{13}$$

address: 13-bit data: 1-bit

총 용량이 1Mbit

1M x 1-bit

$$2^{20}$$

address: 20 data: 1-bit

총 용량이 1Gbit


1G x 1-bit

$$2^{30}$$

address: 30-bit data: 1-bit

④ 16M x 4 bit

$$16M = 2^4 \cdot 2^{20} = 2^{24} = (2^{12})^2$$



총 용량 64Mbit




$$2^6 \cdot 2^{20} = 2^{26}$$

$$2^{12} = 2^2 \cdot 2^{10} = 4 \times 1024 = 4096$$


$$2^{12} \cdot 2^{12} \cdot 2^2$$


$$4096 \times 4096 \times 4\text{-bit}$$

12-bit 12-bit
row address col address
24-bit address




64Mbit (16Mx4bit) DRAM 구조





timing diagram




CPU address는 CPU가 보내는 (클럭)하는 총 24-bit address를 의미한다

$A_{23} \dots A_{12}$ Row Address $A_{11} \dots A_0$ Col address



시간적으로 먼저 선택이 되어서
DRAM chip의 address로 연결된다

RAS (Row Address strobe)




DRAM의 내부에 Address Buffer Register에


Address Buffer Register에 latch된 주소들은 각각



에 의해서 해당 기입장소를 선택한다





시간적으로 multiplexing



↓
24 bit → 12-bit


RAS ~ CAS

chipset pin 수 늘림



Memory Controller

Multiplexor



S	D ₁	D ₀	Y
0	0	0	0 D ₀
0	0	1	1 D ₀
0	1	0	0 D ₀
0	1	1	1 D ₀
1	0	0	0 D ₁
1	0	1	0 D ₁
1	1	0	1 D ₁
1	1	1	1 D ₁



$$Y = D_0 \bar{S} + D_1 S$$

S=0 일때 D₀ 이거나


S=1 일때 D₁

S=0 일때 D₀ 이거나

S=1 일때 D₁



DRAM Chip



$$\begin{aligned}
 & (2^{12}) \cdot (2^4) \\
 &= 2^{24} \\
 &= 2^4 \cdot 2^{20} \\
 &= 16 \cdot M
 \end{aligned}$$

data bus D3 ~ D0 4-bit
 addr bus A11 ~ A0 12-bit
 control bus WE, OE, CAS, RAS

DRAM
 |
 * clock X

Async DRAM w/o banks

SDRAM

Dynamic
Synchronous 동기식

Clock 신호에 맞추어서 데이터를 전송한다

원래 DRAM은

필요한 data 와 control signal 들이오는 즉시
access 동작 (RD / WR) 수행하여 응답한다

(쓰기동작 : 전송된 data를 즉시 해당 기억장소에 저장
읽기동작 : 인출동작을 수행한후 즉시 data 버스로 전송

DRAM에서는 이런 동작들이 연속적으로 발생

→ CPU가 wait

→ Bus를 다른 장치가 사용 X

→ 성능이 낮다.

SDRAM 액세스 동작이 clock에 동기화해서 수행된다.

① CPU가 1 clock cycle 동안

address 와 읽기 제어 신호를 Bus로 보낸다.

CPU는 기다릴 기다리지 않고 다른 연산을 수행할 수 있다.

② SDRAM이 주소와 읽기 신호를 받은 즉시

access 동작을 수행한다

SDRAM system Bus 사용권리 획득한후

(clock cycle 동안 data를 Bus로 전송한다

③ CPU가 Bus에 있는 data를 읽는다.

SDRAM

Parallel access ← 여러개의 **bank** 사용
(pipeline access)

bank마다 다른 주소에 대한 access가 동시에 수행되고

512 M bit 용량 SDRAM

4개의 bank 사용

512 M

$2^9 \cdot 2^{20}$

$$\begin{array}{l} 2^{21} \times 2^2 \text{ bank} \\ 2^{24} \times 2^3 \\ 24 \times 2^{20} \times 2^3 \end{array}$$

16 M x 8-bit 1 bank의 주소.
data bus의 width

16 M x 8-bit x 4 bank

= 16 M x 4 bank x 8-bit = 64 M x 8-bit

= $2^4 \cdot 2^{20} \cdot 2^2 \times 8\text{-bit}$ = $2^6 \cdot 2^{20} \times 8\text{-bit}$

2^{26} x 8-bit

주소 26-bit

256 M bit SDRAM - Banks

64 M x 4-bit
 32 M x 8-bit
 16 M x 16-bit


$$\begin{aligned}
 2^6 \cdot 2^{20} \cdot 2^2 &= 2^{28} \\
 2^5 \cdot 2^{20} \cdot 2^3 &= 2^{28} \\
 2^4 \cdot 2^{20} \cdot 2^3 &= 2^{28}
 \end{aligned}
 \left. \vphantom{\begin{aligned} 2^6 \cdot 2^{20} \cdot 2^2 \\ 2^5 \cdot 2^{20} \cdot 2^3 \\ 2^4 \cdot 2^{20} \cdot 2^3 \end{aligned}} \right) \begin{aligned} &2^8 \text{ M bit} \\ &= 256 \text{ M bit} \\ &\text{memory} \end{aligned}$$

	64 M x 4-bit	32 M x 8-bit	16 M x 16-bit
configuration	16 M x 4 x 4 bnk (4+20+2) bit	8 M x 8 x 4 bnk (3+20+2) bit	4 M x 16 x 4 bnk (2+20+2) bit
row addr	8K (13-bit)	8K (13-bit)	8K (13-bit)
bnk addr	4 (2-bit)	4 (2-bit)	4 (2-bit)
col addr	2K (11-bit)	1K (10-bit)	512 (9-bit)

26-bit

25-bit

24-bit



4 banks


256 M bit SDRAM - Data Width (4, 8, 16-bit)

	64 M x 4-bit	32 M x 8-bit	16 M x 16-bit
configuration	16 M x 4 x 4 bnk (4+20+2) bit	8 M x 8 x 4 bnk (3+20+2) bit	4 M x 16 x 4 bnk (2+20+2) bit
row addr	8K (13-bit)	8K (13-bit)	8K (13-bit)
bnk addr	4 (2-bit)	4 (2-bit)	4 (2-bit)
col addr	2K (11-bit)	1K (10-bit)	512 (9-bit)


26-bit

28-bit


24-bit



x 4 banks



x 4 banks



x 4 banks


256 Mbit SDRAM - SIMM, DIMM

SIMM (Single In-Line Memory Module) single side
DIMM (Double In-Line Memory Module) double side


a unit of 64-bit data width

↑
System Bus data width


64 M x 4-bit



32 M x 8-bit






16 M x 16-bit



256 M bit SDRAM - Bank Interleaving

	64 M x 4-bit	32 M x 8-bit	16 M x 16-bit
configuration	16 M x 4 x 4 bnk (4+20+2) bit	8 M x 8 x 4 bnk (3+20+2) bit	4 M x 16 x 4 bnk (2+20+2) bit
row addr	8K (13-bit)	8K (13-bit)	8K (13-bit)
bnk addr	4 (2-bit)	4 (2-bit)	4 (2-bit)
col addr	2K (11-bit)	1K (10-bit)	512 (9-bit)
	26-bit	25-bit	24-bit




64-bit = 8 bytes

3-bit address

256 M bit SDRAM - Rank


rank 0

16 M x 16-bit




rank 1

16 M x 16-bit



16 M x 16-bit



16 M x 16-bit

4 M x 16 x 4 bank

(2 + 20 + 2) bit


8K (13-bit)

4 (2-bit)

512 (9-bit)


24-bit

Intel Memory Controller



https://upload.wikimedia.org/wikipedia/commons/b/bd/Motherboard_diagram.svg

SDRAM



24bit address는
중사에 4개의
bank이
병렬로 입력된다


4개의 bank들이
1개의 data bus를
시간적으로 공유한다.

한번에 1개의 bank만
data bus를 사용가능

bank address positions




①



not used



②




OK



Bank Interleaving

③



OK



Bank Sequential

X



OK



OK



address

bank

↓

↓

0	b0
1	b1
2	b2
3	b3
4	b0
5	b1
6	b2
7	b3
8	b0
9	b1
10	b2
11	b3
12	b0
13	b1
14	b2
15	b3

address

bank

↓

↓

0	b0
1	b0
2	b1
3	b1
4	b2
5	b2
6	b3
7	b3
8	b0
9	b0
10	b1
11	b1
12	b2
13	b2
14	b3
15	b3


address

bank


↓

↓

0	b0
1	b0
2	b0
3	b0
4	b1
5	b1
6	b1
7	b1
8	b2
9	b2
10	b2
11	b2
12	b3
13	b3
14	b3
15	b3



fragmentation




bank interleaving



Bank Architecture

24-bit address

$$16M = 2^4 \cdot 2^{20} = 2^{24}$$



$$2^{24} = 2^{13} \cdot 2^{11}$$

row col

13-bit

$$2^3 \cdot 2^{10} = 8K$$

$$2^1 \cdot 2^{10} = 2K$$

11-bit

$$\begin{array}{r} 13\text{-bit} \\ 11\text{-bit} \\ \hline 24\text{-bit} \\ + 2 \\ \hline 26\text{-bit} \end{array}$$

$$16K\text{bit} = 2K \times 8\text{-bit} \quad \text{linear memory array}$$


$$\frac{16 \cdot 10^3}{8} = 2 \cdot 10^3$$

row
13-bit

8K rows

$$= 2^{13}$$


$$= 8192M$$



SPRAM

DRAM과 같이 (Row) & (Col) Address Decoder 사용

Row & Col address 사용



→ 1-bit data access 가능

8-bit data access를
위한 8개
copy가 필요

$$2^{24} = 2^{13} \cdot 2^{11}$$

row col

13-bit


$$2^3 \cdot 2^{10} = 8K$$

$$2^1 \cdot 2^{10} = 2K$$

11-bit


- 총 8K개의 row가 있다.
- 각 row에는 16K 비트가 저장된다.




$$16K \text{ bit} = 2K \times 8\text{-bit}$$



data bus가 8-bit 이므로
 $16K \text{ bit} / 8\text{-bit} = 2K \text{ 개가 있다.}$

개념적인 그림





① Activate row

② RD/WR col

③ Precharge


16M x 8-bit

$$2^4 \cdot 2^{20} \\ = 2^{24} = 2^{13} \cdot 2^{11}$$

② Col Address 를 선택한다

③ burst (sequential address)

① 먼저 access할 Row 를 선택 (Row Addr) "ACTIVATE" time delay



→ 2¹¹ x 8-bit memory array

Bank Interleaving

allows operations to 2 ~ 4 banks simultaneously


independent memory arrays
inside of a DRAM chip

1

26-bit address

OK


BANK SELECT



2

26-bit address


OK



3

26-bit address


X not used



1

26-bit address

BANK SELECT



24-bit

13-bit | 11-bit

row addr

col addr

↓
각 bank의 address 연결

16M x 8bit
bank 3

16M x 8bit
bank 2

16M x 8bit
bank 1

16M x 8bit
bank 0

3 FFFFFFFF

2 FFFFFFFF

1 FFFFFFFF

0 FFFFFFFF

3 00000000

2 00000000

1 00000000

0 00000000


bank
↑
2-bit

26-bit address bus = 3 x 8 + 2

← 24-bit →




- 00
- 01
- 10
- 11



00000000 00000000 00000000 00000000



11111111 11111111 11111111 FFFFFFFF

$$2^{26} = 2^6 \cdot 2^{20} = 16M$$



26-bit

$$\text{bank} \quad \frac{2 + 24}{\text{row} + \text{col}} \\ (13) \cdot (11)$$




0
1
2
3
bank

FF FF FF
00 00 00


2

26-bit address



OK



26-bit address bus = $3 \times 8 + 2$



0	0000
	07FF
1	0800
	0FFF
2	1000
	17FF
3	1800
	1FFF




26-bit address

$$2^{26} = 2^6 \cdot 2^{20} = 4\text{M}$$

$$2^{13} = 2^3 \cdot 2^{10} = 8\text{K}$$


$$\frac{2^{13} \cdot 2^{13}}{2^{13+13}} = 2^{26}$$

$$8\text{K} \cdot 8\text{K} = 64\text{M} = 2^6 \cdot 2^{20}$$




...

$$2^{13} \cdot 2^{13}$$





(2+)



3

26-bit address

X not used




16M x 8bit
bank 3

16M x 8bit
bank 2

16M x 8bit
bank 1


16M x 8bit
bank 0




26-bit address bus = $3 \times 8 + 2$



24-bit

bank
↑
2-bit






Burst Read Mode




SDRAM

17.5 ns. (33 MHz)




DDR

17.5 ns. (33 MHz)





DDR2

$17.5 \text{ ns} / 2 = 8.75 \text{ ns}$ (266 MHz)



Burst Read Mode



각 Bank에서 명령어 col addr, row addr access 하므로 CAS latency hide

같은 bank 내의
같은 row에 있는


Burst Mode :

연속 전송 동작


한번 읽을 때 여러개의 13byte 들을
연속적으로 전송할 수 있다

P_0, P_1, P_2, P_3

burst length = 4



각 Bank에서 명령어 col addr, row addr
access 하므로 CAS latency hide



DDR (Double Data Rate)

SDRAM


PC133

~ 133 MHz

$$\frac{1}{133 \times 10^6} \text{ sec} = \frac{1}{133} \mu\text{sec} = 0.0075 \mu\text{sec} = 7.5 \text{ nsec}$$

7.5 ns. (133 MHz)

clock



8 bit x 8 = 64 bit

64-bit data/cycle

7.5 ns 주기 clock rising edge마다 64-bit data가 전송

burst Length = 8 byte

8 byte 전송 끝마무리까지

8 x 7.5 = 60 ns 필요


CAS latency 2 x 7.5 = 15 ns
7.5 ns

SDRAM

(Single Data Rate)

↳ synchronous

Single




DDR (Double Data Rate)


DDR-266

clock은 133 MHz x 2

7.5ns. (133 MHz)



clock



{ rising edge
 | falling edge

CAS latency 2×7.5
 data transf $60 / 2 = \frac{30}{45ns}$


- { DDR-266 실제 clock은 133 MHz
- { DDR-333 실제 clock은 166 MHz
- { DDR-400 실제 clock은 200 MHz

DDR2

2배 빠른 클럭 freq를 사용하는

DDR SDRAM.

$$7.5 \text{ ns} / 2 = 3.75 \text{ ns} \quad (266 \text{ MHz})$$



$$\begin{array}{ll} \text{CAS latency} & 4 \times 3.75 = 15 \\ \text{data transfer} & 30 / 2 = \frac{15}{30 \text{ ns}} \end{array}$$

google

Computer Organization in plain view

wikiversity.org


The necessities in Computer Organization

wikiversity.org

SDRAM

26-bit address bus

8-bit data bus




$$2^{26} = 2^6 \cdot 2^{20}$$

64M x 8bit SDRAM

총당 8-bit 입출력

64-bit PL




64-bit bus

$$8 \times 64M \times 8bit$$

$$\frac{2^3 \cdot 2^{16} \cdot M \times 8bit}{2^{19}} = M \times 8bit$$

$$512M \times 8bit$$



SIMM (Single In-line Memory Module)

단일 선

DIMM (Dual In-line Memory Module)

이중 선

SDRAM : 2 Gbit = 256 M x 8 bit

$$2 \cdot 2^{30} = 2^8 \cdot 2^{20} \cdot 2^3$$

$$\text{SIMM} = 8 \times \text{SDRAM} = 8 \times 256 \text{ M} \times 8 \text{ bit}$$

$$= 8 \times (2 \text{ G Bit})$$

$$= 16 \text{ G Bit}$$

$$= 2 \text{ G Byte}$$

memory rank

일반적으로 CPU — Memory 64-bit data 전송

데이터 입출력 width가 64-bit 단위가 되도록
구성된 module을 memory rank

JEDEC 정의 데이터 입출력 폭이 64-bit가
여러개의 메모리 칩을 사용하여
구성한 카운팅 module

각 rank에서 address 바다
64-bit씩 read/write 한다

$$\begin{aligned} \text{SDRAM} \cdot (\square \times \underline{4 \text{ bit}}) \text{ 16개} \\ = \underline{\square \times 64 \text{ bit}} \end{aligned}$$

$$\begin{aligned} \text{SDRAM} \cdot (\square \times \underline{8 \text{ bit}}) \text{ 8개} \\ = \underline{\square \times 64 \text{ bit}} \end{aligned}$$

Single rank module - 64-bit

rank가 1개

dual rank module - 64-bit x 2.

rank가 2개



